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Abstract --A 12 bit Flux Shuttle shift register with a new
write and readout gate has been simulated and fabricated using
Nb/Al2O3/Nb Josephson junctions. Write, shift and read
operations have been tested successfully at 4.2 K.  Drive
currents are independent from input bit sequence. Although
measurements were disturbed by trapped flux, minimum
margins are ∆I = ± 10 %. The power dissipation of a shift
register cell is 9 nW / GHz. Total power losses caused  by
terminating resistors are 70 µW. The minimum line width may
be scaled down to 0.5 µm, because power losses per unit area of
long Flux Shuttle shift registers are extremely low.
I. INTRODUCTION
Shift registers with Nb-Al2O3-Nb Josephson junctions can
operate at high clock frequencies and have a low power
dissipation. Recently many shift register families have been
presented. Shift registers with MVTL-gates [1] assign the
information "0" or "1" to the zero voltage or voltage state of
Josephson junctions. In SFQ-logic data is represented by
presence or absence of a single flux quantum in a  super-
conducting loop. Shift registers in RSFQ- and QFP- logic
have been tested successfully [2,3,4]. The Flux Shuttle
SFQ-shift register [5,6] allows for large margins of shift
operation [7,8]. 
II. CIRCUIT DESCRIPTION
The Flux Shuttle shift register consists of a long, uniform
interferometer with three superconducting loops per
bit.Three clock currents IC1, IC2 and IC3 are needed to
determine the shift direction. They are coupled magnetically
into the loops. A shift register cell with write gate is sketched
in Fig. 1.
A flux quantum, representing a "1", causes a circulating
current Iring in a storage loop. The induced clock current of
the next loop, e.g. IC1, and Iring sum up in the common
Josephson junction and the critical current I0S is exceeded.
The Josephson junction switches at the rising edge of IC1 and
its phase 
                                (1)∆ϕ = 2piΦ0 ⋅ ∫ Ujdt
turns to ∆ϕ = 2pi. Uj is the voltage of the switching Josephson
junction and Φ0 = 2.068 mVps one flux quantum. During the
switching operation a flux quantum is shifted to the next
loop. At the falling edge the flux quantum is stored in the
next loop, because the characteristic phase
                             (2)λS = 2piΦ0 ⋅ LS ⋅ I0S
is λS = 2pi. The flux quantum is shifted to the end of the shift
register cell during a clock cycle by the clock pulses IC2 and
IC3.
If no flux quantum is stored, the induced clock current
does not exceed the critical current I0S. The Josephson
junction does not switch, and a "0" is shifted with ∆ϕ = 0.
Shifting a flux quantum, the phase is exactly ∆ϕ = 2pi  if
the McCumber damping parameter is
                        (3)β = 2piΦ0 ⋅ RSS2 ⋅ Cj ⋅ I0S ≤ 1
where Cj is the junction capacitance and RS the shunt resistor
of the junction. Margins have been calculated in [7,8]. The
experimental test of a 1-bit shift register has been described
in [9].
The structure of the write gate is similar to the storage loop
with same parameters I0S and LS. It is connected in front of
the first shift register stage. The input signal IW is
magnetically coupled into the loop instead of clock currents
IC1, IC2 or IC3. To increase the margins, IW is also injected
directly into the first junction of the long uniform
interferometer, similar as in MVTL circuits. Input pulses IW
appear simultaneously to clock pulses IC3. The Josephson
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Fig. 1. Circuit diagram of a Flux Shuttle shift register cell with write 
gate.
junction of the write gate is strongly damped with RSW < RSS
to avoid writing two flux quanta into the first storage loop.
After the data is stored in the write gate, it is shifted by clock
pulses IC1, IC2 and IC3 to the last loop of the first shift register
cell.
III. READOUT GATE
The readout gate [10] can easily be connected to a shift
register stage by replacing the shunt resistor RSS. It is
sketched in Fig. 2 with the last shift register cell. The
readout gate consists of a two junction SQUID and is
connected to the shift register by the coupling resistor RR.
The critical current ratio of the Josephson junctions is I0S :
I0R2 : I0R1 = 4 : 2 : 1 The amplitude of the pulsed bias IR does
not exceed the SQUID threshold current. The readout
voltage is UR = 0, if no flux quantum is shifted. IR is
synchronous with IC3.
During the shift operation of a flux quantum at the rising
edge of the clock pulse IC3, the voltage at the switching
junction is US > 0. US causes a damping current IS in RR and
the readout SQUID.  The threshold current of the SQUID is
exceeded and the readout voltage rises to UR > 0. UR remains
in the voltage state, because the McCumber damping
parameter of the readout SQUID is
                        (4)β = 2piΦ0 ⋅ RD2 ⋅ C0R2 ⋅ I0R2 >> 1
with the junction capacitance C0R2. The output voltage falls
to UR = 0, when the bias is set to IR = 0. In a certain range
the output voltage UR increases with increasing shunt resistor
RD. The output voltage is UR > 1 mV at a clock frequency of
fc = 14 GHz.  The readout operation is dynamic and
nondestructive. Minimum margins of the readout gate are
∆I0R2 / I0R2 = ±24%.
A dc-current IAN is injected into the last Josephson junction
of the shift register to destroy flux quanta in the last storage
loop.
IV. LAYOUT
A 12-bit Flux Shuttle shift register prototype has been
fabricated with write- and readout gate using a four
superconducting Nb-layer technology with SiO2-insulators,
Pd-resistors and Nb-Al2O3-Nb Josephson junctions having a
current density of jmax = 1 kA / cm2 [11]. The layout of the
last two cells with readout gate is shown in Fig. 3.
All three clock lines run in the top layer without cross
over. They are terminated with their characteristic
impedance Rterm = 17 Ω. Clock currents IC1, IC2 and IC3 couple
magnetically into the stripline with inductance LS between
two junctions. The layout of all three clock lines yields the
same propagation time along the shift register. The clock
lines have a break in the subjacent quasi ground Nb-layer to
prevent trapping of flux into a parasitic, superconducting
loop. It should be possible to decrease the normalized cell
area AFS' = 1620 of the prototype. Normalized cell area of the
readout gate is Ar' = 190. 
Write gate and storage loop have a similar layout. The
current IW of input line is injected into the first junction.
Normalized cell area of the write gate is Aw' = 460.
V. POWER DISSIPATION
Each clock line of the Flux Shuttle is terminated with a
resistor Rterm. Additional resistors on the chip match the 50 Ω
characteristic impedance of clock lines, write line and
readout bias from room temperature to the low characteristic
impedance of the shift register lines. The power dissipation
is rather independent of the  number of shift register cells. If
the clock signals have a pulse duty factor of 1 : 3, power
losses are , independent of the operationPres ≈ 70µW
frequency.
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Fig. 3. Photograph of the last two shift register cells with readout gate.Fig. 2. Circuit diagram of the last Flux Shuttle shift register cell with 
readout gate.
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Power dissipation in a shift register cell only appears in the
shunt resistor of  switching junctions, while a flux quantum
is shifted. The power losses depend on the operation
frequency and are 9 nW / bit / GHz. They can be neglected,
if the shift register has only 12 bits. The Flux Shuttle concept
is well suited for long shift registers, because the losses per
bit are extremely small. A 1024-bit shift register has power
losses of P1024 170 µW at an operation frequency of 10 GHz.≈
Contrary to the Flux Shuttle, MVTL- and RSFQ- shift
registers need a resistor network to supply each cell with a
bias current. The network should be matched to the external
50 Ω  generator source, because the bias current of
MVTL-circuits is pulsed. The power dissipation of a stage
with two MVTL-gates is Pbit  7 µW [12] and of a 1024-bit≈
shift register P1024 7.4 mW. RSFQ-shift registers only need≈
a dc power supply. The power loss of a buffered cell is
Pbit = 3 µW [2] and of a 1024-bit shift register
P1024 = 3.1 mW.
 The one dimensional margins are simulated by varying
one parameter at a time while all other parameters are kept
constant at their nominal values. The one dimensional  shift
operation margins of Flux-Shuttle-, RSFQ- and MVTL shift
registers are in the same order, ±43%, ±31% [2] and  ±43%
[12] respectively. Normalized cell area is
A' = A / Lmin2
with the cell area A and the minimum line width Lmin. The
Flux Shuttle shift register cell area is AFS' = 1620. The
terminating resistor area may be negligible small compared
to the area of a long Flux Shuttle shift register. The
terminating resistor area of a MVTL-shift register stage is
estimated to be in the same order as the shift register cell
[12], hence the normalized cell area is AMVTL ' = 1260. A
buffered RSFQ-shift register has a normalized cell area of
ARSFQ' = 1200 [2].
The shift register layout in Fig. 3 may be scaled down in
reducing all lateral dimensions by K while keeping constant
all vertical dimensions. Since the characteristic phase must
be unaffected by scaling, the Josephson current density
increases with K2 [13].
The power losses per area of long shift registers versus
minimum line width Lmin are sketched in Fig. 4a. Dashed
lines mark the threshold of film boiling at the chip surface in
a helium bath at 800 mW / cm2, insignificant nucleate
boiling in helium at 200 mW / cm2 and the estimated heat
extraction capability of a three stage pulse tube cooler at
4.2 K [14]. At a threshold of 200 mW / cm2 the minimum
line width of a MVTL and RSFQ- shift register is Lmin=
1.6 µm and Lmin= 1 µm, respectively. The Flux Shuttle shift
register could be scaled down to Lmin = 0.5 µm, not limited by
the power dissipation but rather
 
by the fabrication yield of
the maximum Josephson current density at
jmax = 100 kA / cm2 [15].
The maximum number n of bits on a 1 cm2 chip area
versus minimum line width is sketched in Fig. 4b. At a
threshold of P' = 50 mW / cm2 the numbers of shift register
cells are nMVTL ≈ 7 kbit (Lmin = 3.4 µm), nRSFQ ≈ 17 kbit
(Lmin = 2.2 µm) and nFS ≈ 400 kbit (Lmin = 0.4 µm). Power
losses per area of the Flux Shuttle at Lmin = 0.5 µm are
P' = 23 mW / cm2 with n ≈ 240 kbit on a 1 cm2 chip.
VI. LOW SPEED TEST
To assign the output data clearly to the input and clock
pulses, a low speed test frequency of 2.5 MHz has been
chosen. The shift operation of a periodic input sequence IW
'1100...' and the output UR are shown in Fig. 5. The drive
and readout pulses drop down to zero as simulated. The
output voltage is UR = 1.2 mV.
time  ( 200 ns  / Div )
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C1I    : 1.2 mA / Div
Fig.5. Shift operation: input IW '1100', clocks IC and output UR written 12
clock cycles earlier.
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Fig.4. a) Power dissipation per area P' of MVTL-, RSFQ- and Flux Shuttle
shift registers versus minimum line width Lmin at 10 GHz. 
Dashed lines are thresholds in liquid helium for film boiling
(800 mW / cm2), insignificant nucleate boiling (200 mW / cm2)
and three stage pulse tube refrigerator at 4.2 K (50 mW / cm2).
b) Maximum number of bits n versus minimum line width Lmin on 
a 1cm2 chip for P' = 200 mW / cm2.
In a second test a single flux quantum is generated and
shifted. The measurement result is sketched in Fig. 6a. 
Clock signals IC1, IC2 and IC3 do not overlap. IW and IR are
in phase with IC3. Output pulses UR can be measured 12 clock
cycles after the input pulse is applied. In one period there are
fifteen "0" and one "1" to check the shift operation. A
sequence of 15 flux quanta, corresponding t "1", is applied to
the shift register in Fig. 6b. All output pulses can be assigned
to their input pulses via the "0"-signal.
In comparison to Fig. 6a only the input bit sequence has
been changed, i.e. the clock currents IC1, IC2, IC3, IR, the
amplitude of IW and the dc curent IAN have been kept
constant. Measured and simulated one dimensional margins
are compared in table I. Differences between measured and
simulated margins are probably caused by trapped flux near
the shift register. Margins differ after a thermal cycling, but
minimum margins are at least ± 10 %.
TABLE I
ONE DIMENSIONAL MARGINS OF THE FLUX SHUTTLE
∆IW/IW ∆IC1/IC1 ∆IC2/IC2 ∆IC3/IC3 ∆IR/IR ∆IAN/IAN
simulated ± 40 % ± 38 % ± 38 % ± 33 % ± 33 % ± 75 %
measured ± 40 % ± 24 % ± 38 % ± 10 % ± 10 % ± 28 %
VII. CONCLUSION
The 12 bit Flux Shuttle shift register operates with margins
of ± 10 %, although measurements have been disturbed by
trapped magnetic flux. New write and readout gates have
been tested successfully. The test frequency was limited by
the available pulse generators to 30 MHz. Measurements up
to 2 GHz are in progress. At a clock frequency of 10 GHz
and a minimum line width Lmin = 5 µm the power losses per
area of 1024 bit Flux Shuttle-, RSFQ- and MVTL-shift
registers are PFS'  : PRSFQ' : PMVTL  1 : 25 : 60, respectively. ≈
Power dissipation of Flux Shuttle shift registers would not
prevent scaling down to Lmin < 1 µm.
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Fig.6. Shift operation in the 12-bit Flux Shuttle shift register for
two data words:
a) Data is "1000000000000000...".
b) Data is "0111111111111111...".
Output data UR can be assigned to input data IW via the
clock signals IC1, IC2 and IC3.
